S Hamdioui, AJ van de Goor (2002), Through testing of any multiport memory with linear tests, In IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems Volume 21 p.217-232.

S Hamdioui, AJ van de Goor, D Eastwick, M Rodgers (2001), Detecting unique faults in multi-port SRAMs, DC Young (Eds.), In Proceedings p.37-42, IEEE.

S Hamdioui, AJ van de Goor, D Eastwick, M Rodgers (2001), Impact of spot defects on fault modeling and tests in dual-port memories, In ETW 2001: proceedings p.19-21, s.n..

S Hamdioui, AJ van de Goor, D Eastwick, M Rodgers (2001), Realistic fault models and test procedure for multi-port SRAMs, In Proceedings p.65-72, IEEE.

S Hamdioui (2001), Testing multi-port memories: theory and practice, PhD Thesis Delft University of Technology.

S Hamdioui, AJ van de Goor Ph D (2000), An experimental analysis of spot defects in SRAMs: realistic fault models and test, DC Young (Eds.), In Proceedings of the ninth Asian test symposium p.131-138, IEEE Society.

S Hamdioui, AJ van de Goor Ph D (2000), March tests for realistic faults in two-port memories, R Rajsuman, T Wik (Eds.), In Records of the 2000 IEEE international workshop on memory technology, design and testing p.73-78, IEEE.

S Hamdioui, AJ van de Goor Ph D (2000), Testing address decoder faults in two-port memories: fault models, test, consequences of port restrictions, and test strategy, In Journal of Electronic Testing: theory and applications Volume 16 p.487-498.

S Hamdioui, AJ van de Goor Ph D (1999), March tests for word-oriented two-port memories, In Eighth Asian Test Symposium: proceedings p.53-60, IEEE.

S Hamdioui, AJ van de Goor Ph D (1999), Port interference faults in two-port memories, In Proceedings p.1001-1010, IEEE Society.