BHH Juurlink, I Rieping (2001), Performance relevant issues for parallel computation models, In PDPTA'2001: proceedings. Vol 4 p.1841-1847, CSREA.

C-H Yeh, B Parhami, EA Varvarigos, TA Varvarigou (2001), RACE: A software-based fault tolerance scheme for systematically transforming ordinary algorithms to robust algorithms, In Proceedings 15th international parallel and distributed processing symposium p.1-6, IEEE.

S Hamdioui, AJ van de Goor, D Eastwick, M Rodgers (2001), Realistic fault models and test procedure for multi-port SRAMs, In Proceedings p.65-72, IEEE.

CH Yeh, EA Varvarigos, D Bertsekas, H Mouftah (2001), Reservation-based session routing for broadband communication networks with strict QoS requirements, In ICOIN the 15th: proceedings p.593-600, IEEE.

JSSM Wong, S Vassiliadis, SD Cotofana (2001), SAD implementation in FPGA hardware, In ProRISC 2001: proceedings p.738-742, STW Technology Foundation.

C Lageweg, SD Cotofana, S Vassiliadis (2001), Single electron encoded logic circuits, In SAFE 2001: proceedings p.96-102, STW Technology Foundation.

P Stathis, SD Cotofana, S Vassiliadis (2001), Sparse matrix vector multiplication evaluation using the BBCS scheme, Y Manolopoulos, S Evripidou (Eds.), In Proceedings. Vol. 1 p.40-49, s.n..

S Hamdioui (2001), Testing multi-port memories: theory and practice, PhD Thesis Delft University of Technology.

S Vassiliadis, JSSM Wong, SD Cotofana (2001), The MOLEN þµ-coded processor, G Goos, ... [et Al] (Eds.), In Field-progammable logic and applications p.275-285, Springer.

P Stathis, S Vassiliadis, SD Cotofana (2001), Transposition mechanism for sparse matrices on vector processors, In ProRISC 2001: proceedings p.641-645, STW Technology Foundation.