CR Lageweg, SD Cotofana, S Vassiliadis (2003), Single electron encoded logic memory elements, s.n. (Eds.), In IEEE-NON 2003; 2003 Third IEEE conference on nantechnology p.1-4.

CR Lageweg, SD Cotofana, S Vassiliadis (2003), Single electron encoded SET memory elements, s.n. (Eds.), In Proceedings of ProRISC 2003 p.214-221.

D Iancu, CJ Glossner, V Kotlyar, H Ye, M Moudgill, E Hokenek (2003), Software defined global positioning satellite receiver, s.n. (Eds.), In SDR'03; Proceedings of the 2003 software defined radio technical conference p.1-5.

P Celinski, SD Cotofana, JF López, S Al-Sarawi, D Abbott (2003), State-of-the-art in CMOS threshold-logic VSLI gate implementations and applications, s.n. (Eds.), In Microtechnologies for the new millenium 2003 p.53-64, SPIE.

Z Al-Ars, AJ van de Goor (2003), Static and dynamic behavior of memory cell array spot defects in embedded DRAMs, In IEEE Transactions on Computers Volume 52 p.293-309.

ER Altman, CJ Glossner, E Hokenek, M Moudgill (2003), System and method including distributed instruction buffers holding a second instruction form.

Z Al-Ars, AJ van de Goor (2003), Systematic memory test generation for DRAM defects causing two floating nodes, s.n. (Eds.), In MTDT 2003; Records of the 2003 international workshop on memory technology, design and testing p.27-32.

Z Al-Ars, AJ van de Goor (2003), Test generation and optimization for DRAM cell defects using electrical simulation, In IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems Volume 22 p.1371-1384.

AJ van de Goor (2003), Testing (embedded) memories: new fault models, test, DfT, BIST, BISR, and industrial results, In ETW 2003; Eighth IEEE European test workshop p.1-1.

MJ Geuzebroek (2003), Test point insertion to improve BIST performance and to reduce ATPG test time and data volume, PhD Thesis Delft University of Technology.