S Müller, P Stenström, M Valero, S Vassiliadis (2000), Parallel computer architecture, In In: A Bode, ...[et al.] (eds.): Euro-Par 2000 parallel processing [Lecture notes in computer science 1900] p.537-538, Springer.

CH Yeh, EA Varvarigos, H Lee (2000), Routing and embeddings in super Cayley graphs, In V Malyshkin (eds.): Parallel computing technologies [Lecture notes in computer science 1662] p.151-165, Springer.

CH Yeh, EA Varvarigos, B Parhami, V Sharma (2000), Scalable communication protocols for high-speed networks, In Proceedings p.1-7, iASTED.

SD Cotofana, S Vassiliadis (2000), Signed digit addition and related operations with threshold logic, In IEEE Transactions on Computers Volume 49 p.193-207.

S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parallel processor and system with mechanism for branching in the middle of a compound instruction.

S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parrellel processor and system with mechanism for branching in the middle of a compound instruction.

S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parrellel processor and system with mechanism for branching in the middle of a compound instruction.

MJ Geuzebroek, JT van Linden, AJ van de Goor Ph D (2000), Test point insertion for compact test sets, In International tests conference 2000: proceedings p.292-301, IEEE.

S Hamdioui, AJ van de Goor Ph D (2000), Testing address decoder faults in two-port memories: fault models, test, consequences of port restrictions, and test strategy, In Journal of Electronic Testing: theory and applications Volume 16 p.487-498.

JP Lang, EA Varvarigos, DJ Blumenthal (2000), The -Scheduler: a multiwavelength scheduling switch, In Journal of Lightwave Technology Volume 18 p.1049-1063.