T Niculiu, C Aktouf, SD Cotofana (2002), High-level intelligence-oriented simulation, In CAS 2002 proceedings, Volume 2 p.381-385.

MD Padure, SD Cotofana, S Vassiliadis (2002), High-speed hybrid threshold-Boolean logic, In Proceedings ProRISC 2002 p.384-388.

MD Padure, SD Cotofana, S Vassiliadis (2002), High-speed hybrid threshold-boolean logic counters and compressors, s.n. (Eds.), In MWSCAS-2002; proceedings of the 2002 45th Midwest symposium on circuits and systems p.457-460.

D Cheresiz, BHH Juurlink, S Vassiliadis, HAG Wijshoff (2002), Implementation of a streaming execution unit, M Edwards (Eds.), In DSD 2002; EUROMICRO Symposium on Digital System Design, Architectures, Methods and Tools p.156-164.

S Hamdioui, AJ van de Goor, M Rodgers (2002), March SS: A test for all static simple RAM faults, B Courtois, T Wik, Y Zorian (Eds.), In Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2002) p.95-100.

GK Kuzmanov, B Zafarifar, P Shrestha, S Vassiliadis (2002), Microarchitectural extension for lifting-based DWT, In PROGRESS 2002: Networked embedded systems all over the place; Proceedings p.108-116.

JSSM Wong (2002), Microcoded reconfigurable embedded processors, PhD Thesis Delft University of Technology.

JSSM Wong, S Vassiliadis, SD Cotofana (2002), Microcoded reconfigurable embedded processors: current developments, EF Deprettere, J Teich, S Vassiliadis (Eds.), In Embedded processor design challenges: Systems, Architectures, Modeling, and Simulation - SAMOS p.207-224, Springer.

AJ van de Goor, MS Abadir, JF Carlin (2002), Minimal test for coupling faults in word-oriented memories, C Delgado Kloos, J da Franca (Eds.), In DATE 02; Design, automation and test in Europe p.944-948.

Z Al-Ars, AJ van de Goor (2002), Modeling techniques and tests for partial faults in memory devices, C Delgado Kloos, J da Franca (Eds.), In DATE'02: Design, automation and test in Europe; Proceedings p.89-94.