S Roos, R Lamberts, H Corporaal (1999), Remove: a computer architecture designed for modern VLSI technology, M Boasson, JA Kaandorp, JFM Tonino, MG Vosselman (Eds.), In ASCI '99: proceedings p.421-428, Advanced School for Computing and Imaging.

SD Cotofana, S Vassiliadis (1999), Serial binary multiplication with feed-forward neural networks, In Neurocomputing Volume 28 p.1-19.

TL Jeremiah, S Vassiliadis, B Blaner (1999), Superscalar branch instruction processor, I Dumitrache, M Dobre (Eds.), In CSCS-12: proceedings. Vol. 2 p.163-168, Editura Politehnica.

H Corporaal (1999), TTAs: missing the ILP complexity wall, In Journal of Systems Architecture Volume 45 p.949-973.

MH Konijnenburg, JT van Linden, AJ van de Goor Ph D (1999), Testability of the Philips 80C51 micro-controller, In Proceedings p.820-829, IEEE.

O Bonorden, BHH Juurlink, I von Otte, I Rieping (1999), The Paderborn University BSP (PUB) library design, implementation and performance, B Werner (Eds.), In Proceedings of the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing p.99-104, IEEE.

JP Lang, EA Varvarigos, DJ Blumenthal (1999), The \-scheduler: a multiwavelength scheduling switch, B Hajek, RS Sreenivas (Eds.), In Proceedings p.689-698, University of Illinois.

T Kisuki, H Corporaal, PMW Knijnenburg (1999), The effect of process switches on branch prediction accuracy, M Boasson, JA Kaandorp, JFM Tonino, MG Vosselman (Eds.), In ASCI '99: proceedings p.81-88, Advanced School for Computing and Imaging.

CH Yeh, EA Varvarigos, H Lee (1999), The priority broadcast scheme for dynamic broadcast in hypercubes and related networks, In Proceedings of the 7th symposium on the frontiers of massively parallel computation p.294-301, IEEE.

EA Varvarigos, B Parhami, CH Yeh (1999), The recursive grid layout scheme for VLSI layout of hierarchical networks, In IPPS/SPDP 1999 Proceedings p.441-445, IEEE.