S Vassiliadis, JSSM Wong, SD Cotofana (2001), The MOLEN þµ-coded processor, G Goos, ... [et Al] (Eds.), In Field-progammable logic and applications p.275-285, Springer.

P Stathis, S Vassiliadis, SD Cotofana (2001), Transposition mechanism for sparse matrices on vector processors, In ProRISC 2001: proceedings p.641-645, STW Technology Foundation.

M Sima, SD Cotofana, S Vassiliadis, JTJ van Eijndhoven (2001), Variable length decoder implemented on a TriMedia/CPU64 reconfigurable functional unit, In ProRISC 2001: proceedings p.605-610, STW Technology Foundation.

EA Varvarigos (2000), A library of static and dynamic communication algorithms for parallel computation, In Telecommunication Systems: modeling, analysis, dssign and management Volume 13 p.3-20.

KLM Bertels, L Neuberg, S Vassiliadis, GG Pechanek (2000), A look inside the learning process of neural networks, In Complexity Volume 5 p.34-38.

M Sima, S Vassiliadis, SD Cotofana, JTJ van Eijndhoven, K Vissers (2000), A taxonomy of custom computing machines, JP Veen (Eds.), In Proceedings p.71-77, STW Technology Foundation.

EA Varvarigos, JP Lang (2000), A virtual circuit deflection protocol, In IEEE - ACM Transactions on Networking Volume 7 p.335-349.

S Hamdioui, AJ van de Goor Ph D (2000), An experimental analysis of spot defects in SRAMs: realistic fault models and test, DC Young (Eds.), In Proceedings of the ninth Asian test symposium p.131-138, IEEE Society.

VM Stanca, H Corporaal, SD Cotofana, S Vassiliadis (2000), Array based structure loop transformations for cache miss reduction, MH Hamza (Eds.), In Proceedings p.278-284, iASTED.

GG Pechanek, S Vassiliadis, CJ Glossner, LD Larsen (2000), Array processor communication architecture with broadcast instructions.