PT Stathis, S Vassiliadis, SD Cotofana (2003), D-SAB: a sparse matrix benchmark suite, V Malyshkin (Eds.), In Parallel computing technologies; seventh international conference, PaCt 2003 p.549-554, Springer.

S Hamdioui, Z Al-Ars, AJ van de Goor, M Rodgers (2003), Dynamic faults in random-access-memories: concept, fault models and tests, In Journal of Electronic Testing: theory and applications Volume 19 p.195-205.

BL Dang, N Engin, GN Gaydadjiev (2003), Efficient filtering with the co-vector processor, s.n. (Eds.), In Proceedings of ProRISC 2003 p.351-356.

CR Lageweg, SD Cotofana, S Vassiliadis (2003), Evaluation methodology for single electron encoded threshold logic gates, M Glesner, R Reis, H Eveking, V Mooney, L Indrusiak, P Zipf (Eds.), In VLSI-SoC 2003; IFIP WG 10.5 international conference on very large scale integration of system-on-chip p.258-262.

J Nikara, S Vassiliadis, J Takala, P Liuha (2003), FPGA-based variable length decoders, M Glesner, H Eveking, LS Indrusiak, R Reis, V Mooney, P Zipf (Eds.), In IFIP VLSI-SoC 2003; IFIP WG 10.5 international conference on very large scale integration of system-on-chip p.437-441.

S Hamdioui, GN Gaydadjiev (2003), Future challenges in memory testing, s.n. (Eds.), In Proceedings of ProRISC 2003 p.78-83.

P Groen, P Hämäläinen, BHH Juurlink, T Hämäläinen (2003), Hardware acceleration of the SRP authentication protocol, s.n. (Eds.), In Proceedings of ProRISC 2003 p.70-77.

L Neuberg, KLM Bertels (2003), Heterogeneous trading agents, In Complexity Volume 8 p.28-35.

T Niculiu, SD Cotofana (2003), Hierarchical simulated reconfigurable intelligence templates, MH Hamza (Eds.), In Proceedings of the IASTED international conference on intelligent systems and control p.39-44, Acta Press.

D Crisu, SD Cotofana, S Vassiliadis (2003), High-level energy estimation for ARM-based SOCs, s.n. (Eds.), In Third international workshop on systems, architectures, modeling, and simulation p.148-153.