AM Molnos, MJM Heijligers, SD Cotofana, JTJ van Eijndhoven (2004), Compositional memory systems for data intensive applications, G Gielen, J Figueras (Eds.), In Design, automation and test in Europe; Date04 Proceedings p.1-2.

W Caarls, PP Jonker, H Corporaal (2004), Data- and Task Parallel Image Processing on a Mixed SIMD-ILP Platform using Skeletons and Asynchronous RPC, M. Schweizer (Eds.), In Proc. 5th PROGRESS Symposium on Embedded Systems p.27-34.

P Celinski, D Abbott, SD Cotofana (2004), Delay evaluation of high speed data-path circuits based on threshold logic, E Macii, V Paliouras, O Koufopavlou (Eds.), In Integrated circuit and system design; Power and timing modeling, optimization and simulation p.899-906, Springer.

Y Wu, JSSM Wong (2004), Design challenges in security processing, In Proceedings of Pro-RISC 2004 p.189-194.

AJ van de Goor, S Hamdioui, R Wadsworth (2004), Detecting faults in peripheral circuits and an evaluation of SRAM tests, In Proceedings International Test Conference 2004 p.114-123.

D Crisu, SD Cotofana, S Vassiliadis, P Liuha (2004), Determining a coverage mask for a pixel.

E Panainte, K Bertels, S Vassiliadis (2004), Dynamic hardware reconfigurations: performance impact for MPEG2, AD Pimentel, S Vassiliadis (Eds.), In Computer systems: architectures, modeling, and simulation p.284-292, Springer.

BHH Juurlink, PJ de Langen (2004), Dynamic techniques to reduce memory traffic in embedded systems, In 2004 Computing Frontier Conference p.192-201, Association for Computing Machinery (ACM).

B Pourebrahimi (2004), Edge detection using Gabor coefficients through neural network, JJ van Wijk, JWJ Heijnsdijk, KG Langendoen, R Veltkamp (Eds.), In ASCI 2004 Proceedings of the tenth annual conference of the Advanced School for Computing and Imaging p.19-27.

Z Al-Ars, S Hamdioui, AJ van de Goor (2004), Effects of bit line coupling on the faulty behavior of DRAMs, In Proceedings 22nd IEEE VLSI test symposium p.1-6.