MD Padure, SD Cotofana, S Vassiliadis (2003), Design and experimental results of a CMOS flip-flop featuring embedded threshold logic, In ISCAS 2003; Proceedings of the 2003 IEEE international symposium on circuits and systems p.253-256, IEEE.

D Crisu, SD Cotofana, S Vassiliadis (2003), Design tradeoffs for an embedded open GL-compliant hardware rasterizer, In Proceedings of ProRISC 2003 p.49-55, STW.

S Hamdioui, AJ van de Goor, M Rodgers (2003), Detecting intra-word faults in word-oriented memories, s.n. (Eds.), In 21th IEEE VLSI test symposium p.241-247, IEEE.

S Hamdioui, Z Al-Ars, AJ van de Goor, M Rodgers (2003), Dynamic faults in random-access-memories: concept, fault models and tests, In Journal of Electronic Testing: theory and applications Volume 19 p.195-205.

BL Dang, N Engin, GN Gaydadjiev (2003), Efficient filtering with the co-vector processor, s.n. (Eds.), In Proceedings of ProRISC 2003 p.351-356, STW.

CR Lageweg, SD Cotofana, S Vassiliadis (2003), Evaluation methodology for single electron encoded threshold logic gates, M Glesner, R Reis, H Eveking, V Mooney, L Indrusiak, P Zipf (Eds.), In VLSI-SoC 2003; IFIP WG 10.5 international conference on very large scale integration of system-on-chip p.258-262, Technische Universität Darmstadt.

J Nikara, S Vassiliadis, J Takala, P Liuha (2003), FPGA-based variable length decoders, M Glesner, H Eveking, LS Indrusiak, R Reis, V Mooney, P Zipf (Eds.), In IFIP VLSI-SoC 2003; IFIP WG 10.5 international conference on very large scale integration of system-on-chip p.437-441, Technische Universität Darmstadt.

S Hamdioui, GN Gaydadjiev (2003), Future challenges in memory testing, s.n. (Eds.), In Proceedings of ProRISC 2003 p.78-83, STW.

P Groen, P Hämäläinen, BHH Juurlink, T Hämäläinen (2003), Hardware acceleration of the SRP authentication protocol, s.n. (Eds.), In Proceedings of ProRISC 2003 p.70-77, STW.

L Neuberg, KLM Bertels (2003), Heterogeneous trading agents, In Complexity Volume 8 p.28-35.