L Huang, D Crisu, SD Cotofana (2004), Heuristic algorithms for primitive traversal acceleration in tile-based rasterization, In Proceedings of Pro-RISC 2004 p.408-414.

T Niculiu, SD Cotofana (2004), Hierarchical intelligent simulation, I Smit, W Wallach, GE Lasker (Eds.), In Cognitive, emotive and ethical aspects of decision making in humans and in artificial intelligence p.45-50.

T Niculiu, M Ciuc, SD Cotofana (2004), Hierarchical models for intelligent reconfigurable simulation, In Proceedings of the Fifteenth IASTED International Conference on Modelling and Simulation p.350-355, Acta Press.

T Niculiu, SD Cotofana (2004), Hierarchical templates for simulated intelligence, In EUROSIM- Simulation News Europe Volume 38/39 p.16-22.

T Niculiu, C Aktouf, SD Cotofana (2004), Hierarchical testability assisted intelligent simulation, In International Journal of Modelling & Simulation Volume 24 p.26-36.

D Crisu, SD Cotofana, S Vassiliadis, P Liuha (2004), High-level energy estimation for ARM-based SOCs, AD Pimentel, S Vassiliadis (Eds.), In Computer systems: architectures, modeling, and simulation p.168-177, Springer.

JY Hur, JSSM Wong, SD Cotofana (2004), Implementation of a dual analog decoder, In Proceedings of Pro-RISC 2004 p.1-8.

Z Al-Ars, M Herzog, I Schanstra, AJ van de Goor (2004), Influence of bit line twisting on the faulty behavior or DRAMs, FM Titsworth (Eds.), In Records of the 2004 International workshop on Memory Technology, Design and Testing MTDT 2004 p.32-37.

E Panainte, K Bertels, S Vassiliadis (2004), Instruction scheduling for hiding reconfiguration latency, In Proceedings of Pro-RISC 2004 p.100-105.

S Hamdioui, Z Al-Ars, AJ van de Goor, M Rodgers (2004), Linked faults in random access memories: concept fault models, test algorithms, and industrial results, In IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems Volume 23 p.737-757.