Z Al-Ars, AJ van de Goor (2003), Test generation and optimization for DRAM cell defects using electrical simulation, In IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems Volume 22 p.1371-1384.

MJ Geuzebroek (2003), Test point insertion to improve BIST performance and to reduce ATPG test time and data volume, PhD Thesis Delft University of Technology.

AJ van de Goor (2003), Testing (embedded) memories: new fault models, test, DfT, BIST, BISR, and industrial results, In ETW 2003; Eighth IEEE European test workshop p.1-1, IEEE.

O Bonorden, BHH Juurlink, I von Otte, I Rieping (2003), The Paderborn University BSP (PUB) library, In Parallel Computing Volume 29 p.187-207.

H Calderón (2003), The kunka aña mobile robot, s.n. (Eds.), In Proceedings of ProRISC 2003 p.37-42, STW.

S Vassiliadis, GN Gaydadjiev, KLM Bertels, E Panainte (2003), The molen programming paradigm, In Third international workshop on systems, architectures, modeling, and simulation p.1-7, SAMOS Initiative.

BHH Juurlink (2003), Unified dual data caches, s.n. (Eds.), In DSD 2003; euromicro symposium on digital system design, architectures, methodes and tools p.33-41, IEEE.

CR Lageweg, SD Cotofana, S Vassiliadis (2002), 7/3 and 7/2 Counters implemented in single electron technology, In Proceedings of ProRISC 2002 p.344-350, Dutch Technology Foundation STW.

GK Kuzmanov, S Vassiliadis, JTJ van Eijndhoven (2002), A 2D adressing mode for multimedia applications, EF Deprettere, J Teich, S Vassiliadis (Eds.), In Embedded processor design challenges: Systems, Architectures, Modeling, and Simulation - SAMOS p.291-307, Springer.

MD Padure, SD Cotofana, S Vassiliadis (2002), A CMOS flip-flop featuring embedded threshold logic functions, In Proceedings ProRISC 2002 p.388-392, Dutch Technology Foundation STW.