C Papameletis, B Keller, V Chickermane, S Hamdioui, EJ Marinissen (2015), A DfT architecture and tool flow for 3-D SICs with test data compression, embedded cores, and multiple towers, In IEEE Design & Test Volume 32 p.40-48.

A Gebregiorgis, M Ebrahimi, S Kiamehr, F Oboril, S Hamdioui, MB Tahoori (2015), Aging mitigation in memory arrays using self-controlled bit-flipping technique, K Uchiyama (Eds.), In Proceedings - 20th Asia and South Pacific Design Automation Conference p.231-236.

WJ Veneman, J de Sonneville, KJ van der Kolk, A Ordas, Z Al-Ars, AH Meijer, HP Spaink (2015), Analysis of RNAseq datasets from a comparative infectious disease zebrafish model using GeneTiles bioinformatics, In Immunogenetics Volume 67 p.135-147.

Ernst Houtgast, VM Sima, K Bertels, Z Al-Ars (2015), An FPGA-based systolic array to accelerate the BWA-MEM genomic mapping algorithm, D Soudris, L Carro (Eds.), In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS XV p.221-227.

M Lefter, GR Voicu, SD Cotofana (2015), A shared polyhedral cache for 3D wide-I/O multi-core computing platforms, M de Medeiras Silva (Eds.), In Proceedings - 2015 IEEE International Symposium on Circuits and Systems p.425-428.

Anthony Brandon, Joost Hoozemans, Jeroen Van Straten, Arthur Lorenzon, Anderson Sartor, Antonio Carlos Schneider Beck, Stephan Wong (2015), A sparse VLIW instruction encoding scheme compatible with generic binaries, In 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015.

J Chen, A Tisserand, E Popovici, SD Cotofana (2015), Asynchronous Charge Sharing Power Consistent Montgomery Multiplier, IW Jones, J Sparso (Eds.), In Proceedings of the 21st IEEE International Symposium on Asynchronous Circuits and Systems p.132-138.

Mark J Bentum, Ioan E. Lager, Sjoerd Bosma, Wessel P. Bruinsma, Robin Hes (2015), Beamforming in sparse, random, 3D array antennas with fluctuating element locations, In 2015 9th European Conference on Antennas and Propagation, EuCAP 2015 p.1-5.

IO Agbo, M Taouil, S Hamdioui, P Weckx, S Cosemans, F Catthoor (2015), BTI analysis of SRAM write driver, F Kurdahi, S Mir, MO Yu (Eds.), In Proceedings of the 10th International Design and Test Symposium, IDT 2015 p.100-105.

H Mushtaq, Z Al-Ars, K Bertels (2015), Calculation of worst-case execution time for multicore processors using deterministic execution, R Reis, R Nunes de Lima (Eds.), In Proceedings of the 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS p.33-39.