M Lefter, M Enachescu, GR Voicu, SD Cotofana (2014), Energy effective 3D stacked hybrid NEMFET-CMOS caches, JO Klein, CA Moritz (Eds.), In Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures p.151-156, IEEE.

K Chandrasekar, S Goossens, C Weis, M Koedam, B Akesson, N Wehn, KGW Goossens (2014), Exploiting expendable process-margins in DRAMs for run-time performance optimization, G Fettweis, W Nebel (Eds.), In Proceedings of the 2014 International Conference on Design, Automation & Test in Europe p.1-6, EDAA.

S Hamdioui, G. di Natale, G van Battum, J-L Danger, F Smailbegovic, M Tehranipoor (2014), Hacking and protecting IC hardware, W Nebel, G Fettweis (Eds.), In Proceedings of the 2014 International Conference on Design, Automation & Test in Europe p.1-7, EDAA.

R Nane, VM Sima, P Pham Quoc Cuong, F Goncalves, K Bertels (2014), High-level synthesis in the Delft Workbench Hardware/Software Co-design Tool-Chain, MD Santambrogio (Eds.), In Proceedings - 12th IEEE International Conference on Embedded and Ubiquitous Computing p.138-145, IEEE.

M Taouil, M Masadeh, S Hamdioui, EJ Marinissen (2014), Interconnect test for 3D stacked memory-on-logic, W Nebel, G Fettweis (Eds.), In Proceedings of the 2014 International Conference on Design, Automation & Test in Europe p.1-6, EDAA.

Y Sfikas, YE Tsiatouhas, S Hamdioui (2014), Layout-based refined NPSF model for DRAM characterization and testing, In IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 22 p.1446-1450.

PD Joshi, S Hamdioui (2014), Line graph based fast rerouting and reconfiguration for handling transient and permanent node failures, L Trajkovic, A Jajszczyk (Eds.), In Proceedings - 2014 IEEE 15th International Conference on High Performance Switching and Routing p.167-172, IEEE.

Jiaoyan Chen, C Spagnol, S Grandhi, E Popovici, SD Cotofana, A Amaricai (2014), Linear compositional delay model for the timing analysis of sub-powered combinational circuits, SP Mohanty, N Ranganathan, S Bhanja (Eds.), In Proceedings - 2014 IEEE Computer Society Annual Symposium on VLSI p.380-385, IEEE.

C Chen, SD Cotofana (2014), Link bandwidth aware backtracking based dynamic task mapping in NoC based MPSoCs, F Mehdipour, G Dimitrakopoulos et al (Eds.), In Proceedings of the 2014 International Workshop on Network on Chip Architectures p.5-10, ACM.

S Hamdioui, H Aziza, GC Sirakoulis (2014), Memristor based memories: Technology, design and test, I Voyatzis (Eds.), In Proceedings - 9th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era p.1-7, IEEE.