C Galuzzi, K Bertels, S Vassiliadis (2007), The spiral search: a linear complexity algorithm for the generation of convex MIMO instruction-set extensions, Andy Ye Takeshi Ikenaga Hideharu Amano (Eds.), In ICFPT 2007 p.337-340.

PJ de Langen, B Juurlink (2007), Trade-offs between voltage scaling and processor shutdown for low-energy embedded multiprocessors, Berekovic, M., Hämäläinen, Vassiliadis, S. (Eds.), In Embedded Computer Systems: Architectures, Modeling, and Simulation p.75-85, Springer.

A Hansson, KGW Goossens (2007), Trade-offs in the configuration of a network on chip for multiple use-cases, s.n. (Eds.), In First international Symposium on Network-on-Chip p.1-10, Association for Computing Machinery (ACM).

KGW Goossens, B. Vermeulen, R van Steeden, M Bennebroek (2007), Transaction-based communication-centric debug, s.n. (Eds.), In First international Symposium on Network-on-Chip p.1-12, Association for Computing Machinery (ACM).

CJ Glossner, D Iancu, M Moudgill, M Schulte, S Vassiliadis (2007), Trends in low power handset software defined radio, Berekovic, M., Hämäläinen, Vassiliadis, S. (Eds.), In Embedded Computer Systems: Architectures, Modeling, and Simulation p.313-321, Springer.

A Vitkovskiy, GK Kuzmanov, GN Gaydadjiev (2007), Two-dimensional memory implementation with multiple data patterns, s.n. (Eds.), In Annual Workshop on Circuits, Systems and Signal Processing p.185-190.

A Hansson, M. Coenen, KGW Goossens (2007), Undisrupted quality-of-service during reconfiguration on multiple applications in networks on chip, s.n. (Eds.), In Design, Automation & Test in Europe p.1-6.

M Pericas, PC Chaves, GN Gaydadjiev, S Vassiliadis (2007), Vectorized aes core for high-throughput secure environments, Cotofana, S Gaydadjiev, G Bertels, K, Juurlink, B Genderen van, A Hamdioui, S (Eds.), In The future of computing p.91-100.

CH Meenderinck, B Juurlink (2007), (When) will CMPs hit the power wall?, s.n. (Eds.), In Annual Workshop on Circuits, Systems and Signal Processing p.156-159.

A Amory, KGW Goossens, E Marinissen, M Lubaszewski, F Moraes (2007), Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnects at test access mechanism, In IET Computers and Digital Techniques Volume 1 p.197-206.