Shanshan Ren, Koen Bertels, Zaid Al-Ars (2017), GPU-Accelerated GATK HaplotypeCaller with Load-Balanced Multi-Process Optimization, In 2017 IEEE 17th International Conference on BioInformatics and BioEngineering (BIBE) p.497-502, IEEE.

Nicoleta Cucu Laurenciu, Sorin Cotofana (2017), Haar-based interconnect coding for energy effective medium/long range data transport, M. Alioto , H. Li, J. Becker, U. Schlichtmann, R. Sridhar (Eds.), In Proceedings - 30th IEEE International System on Chip Conference, SOCC 2017 p.375-380, IEEE.

Ernst Houtgast, Vlad Sima, Zaid Al-Ars (2017), High Performance Streaming Smith-Waterman Implementation with Implicit Synchronization on Intel FPGA using OpenCL, In 2017 IEEE 17th International Conference on BioInformatics and BioEngineering (BIBE) p.492-496, IEEE.

Daniël Kraak, Mottaqiallah Taouil, Innocent Agbo, Said Hamdioui, Pieter Weckx, Francky Catthoor, Stefan Cosemans (2017), Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads, In IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 25 p.3464-3472.

Joost Hoozemans, Arthur Lorenzon, Antonio Carlos Schneider Beck, Stephan Wong (2017), Improved Dynamic Cache Sharing for Communicating Threads on a Runtime-Adaptable Processor, Workshop Reconfigurable Computing 2017 p.1-9.

Innocent Agbo, Mottaqiallah Taouil, Daniël Kraak, Said Hamdioui, H. Kükner, Pieter Weckx, Praveen Raghavan, Francky Catthoor (2017), Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier, In IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 25 p.1444-1454.

Hoang Anh Du Nguyen, Lei Xie, Jintao Yu, Mottaqiallah Taouil, Said Hamdioui (2017), Interconnect Networks for Resistive Computing Architectures, In 2017 12th International Conference on Design &Technology of Integrated Systems in Nanoscale Era (DTIS) p.1-6, IEEE.

Mihai Lefter, George Voicu, Thomas Marconi, Valentin Savin, Sorin Cotofana (2017), LDPC-Based Adaptive Multi-Error Correction for 3D Memories, In 2017 IEEE International Conference on Computer Design (ICCD) Volume Piscataway p.265-268, IEEE.

Mihai Lefter, Thomas Marconi, George Voicu, Sorin Cotofana (2017), Low cost multi-error correction for 3D polyhedral memories, In 2017 IEEE/ACM International Symposium on Nanoscale Architectures p.13-18, IEEE.

Mario Barbareschi, Alberto Bosio, Hoang Anh Du Nguyen, Said Hamdioui, Marcello Traiola, E.I. Vatajelu (2017), Memristive devices: Technology, design automation and computing frontiers , In 2017 12th International Conference on Design &Technology of Integrated Systems in Nanoscale Era (DTIS) p.1-8, IEEE.