AM Molnos, MJM Heijligers, SD Cotofana, JTJ van Eijndhoven (2006), Compositional, efficient caches for a chip multi-processor, s.n. (Eds.), In Design Automation & Test in Europe DATE 06 p.345-350, IEEE.

CH Meenderinck, SD Cotofana (2006), Computing division in the electron counting paradigm using single electron tunneling technology, s.n. (Eds.), In 2006 Sixth IEEE conference on Nanotechnology p.-, IEEE.

CH Meenderinck, SD Cotofana (2006), Electron counting based high-radix multiplication in single electron tunneling technology, s.n. (Eds.), In 2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)O p.4571-4574, IEEE.

CR Lageweg, SD Cotofana (2006), Evaluation methodology for single electron encoded threshold logic gates, M. Glesner, R. Reis, L. Indrusiak, V. Mooney, H. Eveking (Eds.), In VLSI-SOC: From Systems to Chips p.263-280, Springer.

CH Meenderinck, SD Cotofana (2006), High-radix addition and mulltiplication in the electron counting paradigm using single electron tunneling technology, S Vassiliadis, S Wong, TD Hamalainen (Eds.), In Embedded Computer Systems: Architectures, Modeling, and Simulation p.447-456, Springer.

AM Molnos, SD Cotofana, MJM Heijligers, JTJ van Eijndhoven (2006), Static cache partitioning robustness analysis for embedded on-chip multi processors, s.n. (Eds.), In Computing Frontiers 2006 Conference p.353-359, ACM.

AM Molnos, SD Cotofana, MJM Heijligers, JTJ van Eijndhoven (2006), Throughput optimization via cache partitioning for embedded multiprocessors, G Gaydadjiev, J Glossner, J Takala, S Vassiliadis (Eds.), In Proceedings 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation p.185-191, IEEE.

SD Cotofana, CR Lageweg, S Vassiliadis (2005), Addition related arithmetic operations via controlled transport of charge, In IEEE Transactions on Computers Volume 54 p.243-256.

L Zhang, SD Cotofana (2005), An input weights aware synthesis tool for threshold logic networks, s.n. (Eds.), In Proceedings of ProRISC 2005, 16th Annual Workshop on Circuits, Systems and Signal Processing p.578-583, Dutch Technology Foundation.

CR Lageweg, SD Cotofana, S Vassiliadis (2005), Buffer design trade-offs for single electron logic gates, s.n. (Eds.), In Proceedings of 2005 5th IEEE Conference on Nanotechnology p.433-436, IEEE.