A Hansson, KGW Goossens, M Bekooij, J Huisken (2009), CoMPSoC: a template for composable and predictable multi-processor system on chips, In ACM Transactions on Design Automation of Electronic Systems Volume 14 p.1-22.

D Ludovici, A Strano, D Bertozzi, L Benini, GN Gaydadjiev (2009), Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture, s.n. (Eds.), In International Symposium on network-on-chip p.244-249, IEEE.

M Sabeghi, VM Sima, K Bertels (2009), Compiler assisted runtime task scheduling on a reconfigurable computer, s.n. (Eds.), In 19th international conference on field programmable logic and applications p.44-50, IEEE.

MA Wahlah, KGW Goossens (2009), Composable and persistent-state application swapping on FPGAs using hardwired network on chip, s.n. (Eds.), In 2009 intl. conf. on reconfigurable computing and FPGAs p.380-385, IEEE.

B Akesson, A Hansson, KGW Goossens (2009), Composable resource sharing based on latency-rate servers, A Nunez, PP Carballo (Eds.), In 12th Euromicro conference on digital system design architectures, methods and tools p.547-555, IEEE.

AM Molnos, SD Cotofana, MJM Heijligers, JTJ van Eijndhoven (2009), Compositional, dynamic cach management for embedded chip multiprocessors, In Journal of Signal Processing Systems: the journal of DSPtechnologies Volume 57.

AM Molnos, KGW Goossens (2009), Conservative dynamic energy management for real-time dataflow applications mapped on multiple processors, A Nunez, PP Carballo (Eds.), In 12th Euromicro conference on digital system design architectures, methods and tools p.409-418, IEEE.

M Fazlali, A Zakerolhosseini, M Sabeghi, K Bertels, GN Gaydadjiev (2009), Data path configuration time reduction for run-time reconfigurable systems, T Plaks (Eds.), In The 2009 international conference on engineering of reconfigurable systems & algorithms p.323-327, CSREA Press.

C Kachris, S Wong, S Vassiliadis (2009), Design and performance evaluation of an adaptive FPGA for network applications, In Microelectronics Journal Volume 40 p.1103-1110.

F Gilabert, D Ludovici, S Medardoni, D Bertozzi, L Benini, GN Gaydadjiev (2009), Designing regular network-on-chip topologies under technology, architecture and software constraints, s.n. (Eds.), In 2009 International workshop on multi-core computing systems p.681-687, IEEE.