T Marconi, C Spagnol, E Popovici, SD Cotofana (2015), Transmission channel noise aware energy effective LDPC decoding, MT Sanz-Pascual, L Claesen, R Reis, A Sarmiento-Reyes (Eds.), In 22nd IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration: Revised and extended selected papers p.198-219, Springer.

JJ Hoozemans, S Wong, Z Al-Ars (2015), using VLIW softcore processors for image processing applications, D Soudris, L Carro (Eds.), In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS XV p.315-318.

M Taouil, S Hamdioui, EJ Marinissen (2015), Yield Improvement for 3D wafer-to-wafer stacked ICs using wafer matching, In ACM Transactions on Design Automation of Electronic Systems Volume 20 p.1-23.

S Hamdioui (2014), 3D/ 2.5D stacked IC cost modeling and test flow selection p.1-1.

M Nadeem (2014), Adaptive, low-power architectures for embedded multimedia systems: with focus on H.264/AVC video codec, PhD Thesis Delft University of Technology.

Y Wang, SD Cotofana, L Fang (2014), Analysis of the impact of spatial and temporal variations on the stability of SRAM arrays and the mitigation technique using independent-gate devices, In Journal of Parallel and Distributed Computing Volume 74 p.2521-2529.

Th Marconi, KLM Bertels, GN Gaydadjiev (2014), A novel productivity-driven logic element for field-programmable devices, In International Journal of Electronics Volume 101 p.731-762.

R Ferreira, W Denver, M Pereira, J Quadros, L Carro, S Wong (2014), A run-time modulo scheduling by using a binary translation mechanism, C Galuzzi, AV Veidenbaum (Eds.), In Proceedings - 2014 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation p.75-82.

M Zandrahimi, Z Al-Ars (2014), A survey on low-power techniques for single and multicore systems, W Mansoor, Z Maamar, F Rabhi (Eds.), In Proceedings 3rd International Conference on Context-Aware Systems and Applications p.1-6.

P Pham Quoc Cuong, Z Al-Ars, K Bertels (2014), Automated hybrid interconnect design for FPGA accelerators using data communication profiling, M Parashar (Eds.), In Proceedings - IEEE 28th International Parallel and Distributed Processing Symposium Workshops p.151-160.