M Ahmadi, S Wong (2007), A cache architecture for counting bloom filters, s.n. (Eds.), In 15th International conference on networks p.218-223, IEEE.

A Shahbahrami, B Juurlink (2007), A comparison of two SIMD implementations of the 2D discrete wavelet transform, s.n. (Eds.), In Annual Workshop on Circuits, Systems and Signal Processing p.169-177, STW.

B Pourebrahimi, K Bertels, S Vassiliadis (2007), A dynamic pricing and bidding strategy for autonomous agents in grids, Despotovic Z Joseph S Bergamaschi S (Eds.), In 6th international joint conference on autonomous agents and multi-agent systems p.70-81, s.l..

RA Stefan, K Bertels (2007), A hardware implementation of the unisim pipeline model, s.n. (Eds.), In Annual Workshop on Circuits, Systems and Signal Processing p.259-263, STW.

A Hansson, KGW Goossens, A Radulescu (2007), A inified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic, In VLSI Design Volume 2007 p.1-16.

C Galuzzi, K Bertels, S Vassiliadis (2007), A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions, Eduardo Marquez Koen Bertels Pedro C. Diniz, J. M. P. Cardoso (Eds.), In Reconfigurable Computing: Architectures, Tools and Applications p.130-141, Springer.

C Galuzzi, K Bertels, S Vassiliadis (2007), A linear complexity algorithm for the generation of multiple input single output instructions of variable size, In Lecture Notes in Computer Science p.283-293.

C Galuzzi, K Bertels, S Vassiliadis (2007), A linear complexity algorithm for the generation of multiple input single output instructions of variable size, Berekovic, M., Hämäläinen, Vassiliadis, S. (Eds.), In Embedded Computer Systems: Architectures, Modeling, and Simulation p.283-293, Springer.

S Vassiliadis, F Campos Soares Borrego, S Wong (2007), A load/store unit for a memcpy hardware accelerator, Najjar, W. Van Genderen, A Bertels, K. (Eds.), In 2007 International conference on field programmable logic and applications p.537-541, IEEE.

F Campos Soares Borrego, S Wong (2007), A memcpy hardware accelarator solution for non cache-line aligned copies, s.n. (Eds.), In IEEE18th international conference Application-specific systems, architectures and processors p.397-402, IEEE.