NZB Haron, S Hamdioui (2008), Emerging crossbar-based hybrid nanoarchitectures for future computing systems, s.n. (Eds.), In 2nd IEEE Intl. Conf. on Signals, Circuits & Systems p.1-6, IEEE.
Z Al-Ars, S Hamdioui (2008), Evaluation of SRAM faulty behavior under bit line coupling, s.n. (Eds.), In 3rd International Design and Test workshop p.231-236, IEEE.
R Giorgi, Z Popovic, N Puzovic, AP Pereira de Azevedo Filho, B Juurlink (2008), Exploiting parallelism of deblocking filter of H.264 on DTA architecture, s.n. (Eds.), In ACACES 2008 p.55-58, HiPEAC Network of Excellence.
OS Dragomir, K Bertels (2008), Extending loop unrolling and shifting for reconfigurable architectures, s.n. (Eds.), In Architecture and Compilers Embedded Systems symposium p.61-64, s.n..
A Shahbahrami, JY Hur, B Juurlink, S Wong (2008), FPGA Implementation of Parallel Histogram Computation, s.n. (Eds.), In 2nd HIPEAC workshop on Reconfigurable Computing p.63-72, HiPEAC.
VA Kyovtorov, C Kabakchiev, V Behar, GK Kuzmanov, I Garvanov, L Doukovska (2008), FPGA implementation of low-frequency GPR signal algorithm using frequency stepped chirp signals in the time domain., s.n. (Eds.), In IEEE Intl. Radar Symposium 2008 p.1-4, IEEE.
B Juurlink, D Crisu, I Antochi, SD Cotofana, S Vassiliadis (2008), GRAAL: a framework for low-power 3D graphics accelerators, In IEEE Computer Graphics and Applications Volume 28 p.63-73.
KA Gbolagade, SD Cotofana (2008), Generalized matrix method for efficient residue to decimal conversion, s.n. (Eds.), In 2008 IEEE Asia pacific conference on circuits ans systems p.1414-1417, IEEE.
OS Dragomir, K Bertels (2008), Generic loop parallelization for reconfigurable architectures, s.n. (Eds.), In 19th Annual Workshop on Circuits, Systems and Signal Processing p.35-39, STW.
L Hasan, Z Al-Ars, Z Nawaz, K Bertels (2008), Hardware implementation of the Smith-Waterman algorithm using recursive variable expansion, M Abid, M Loulou, A Salem, Y Zorian, A Ivanov (Eds.), In 2008 Third international design and test workshop p.135-140, IEEE.