GK Kuzmanov, GN Gaydadjiev, S Vassiliadis (2003), Loading ¿¿-code: design considerations, s.n. (Eds.), In Third international workshop on systems, architectures, modeling, and simulation p.8-11, SAMOS Initiative.

I Schanstra, AJ van de Goor (2003), Logical and topological testing of scrambled RAMs, s.n. (Eds.), In LATW 2003 Fourth IEEE Latin-American test workshop p.66-71, s.n..

P Celinski, SD Cotofana, D Abbott (2003), Logical effort delay modeling of sense amplifier based charge recycling threshold logic gates, s.n. (Eds.), In Proceedings of ProRISC 2003 p.43-48, STW.

A Snirpunas, A van der Wel, JSSM Wong (2003), Mapping of motion estimation on a VLIW processor template, s.n. (Eds.), In Proceedings of ProRISC 2003 p.571-576, STW.

S Hamdioui, Z Al-Ars, AJ van de Goor, M Rodgers (2003), March SL: a test for all static linked memory faults, s.n. (Eds.), In ATS 2003; proceedings of the twelfth Asian test symposium p.372-377, IEEE Society.

GG Pechanek, S Vassiliadis, JG Delgado-Frias (2003), Massively parallel array processor.

AJ van de Goor, N Jha, S Gupta (2003), Memory testing, In Testing of digital systems p.845-892, Cambridge University Press.

S Vassiliadis, JSSM Wong, SD Cotofana (2003), Microcode processing: positioning and directions, In IEEE Micro Volume 23 p.21-30.

CJ Glossner, D Iancu, G Nacer, S Stanley, E Hokenek, M Moudgill (2003), Multiple communication protocols for sorftware defined radio, RW Stewart, D Garcia-Alis (Eds.), In IEE colloquium on DSPenabledRadio p.227-236, IEE.

SD Cotofana, CR Lageweg, S Vassiliadis (2003), On computing addition related arithmetic operations via controlled transport of charge, J Bajard, M Schulte (Eds.), In ARITH-16 2003; 16th IEEE symposium on computer arithmetic p.245-252, IEEE Society.