P Celinski, SD Cotofana, D Abbott (2003), Logical effort delay modeling of sense amplifier based charge recycling threshold logic gates, s.n. (Eds.), In Proceedings of ProRISC 2003 p.43-48, STW.

P Celinski, SD Cotofana, JF López, S Al-Sarawi, D Abbott (2003), State-of-the-art in CMOS threshold-logic VSLI gate implementations and applications, s.n. (Eds.), In Microtechnologies for the new millenium 2003 p.53-64, SPIE.

P Celinski, SD Cotofana, D Abbott (2002), Threshold logic parallel counters for 32-bit multipliers, s.n. (Eds.), In International symposium on smart materials, Nano-, and micro-smart systems 2002 p.205-214, SPIE.

E Schrik, AJ van Genderen, NP van der Meijs (2001), Combined BEM/FEM resistance modeling of straified substrates with layout-dependent doping patterns in the top layer, In SAFE - ProRISC - SeSens 2001: proceedings CD-ROM p.598-604, STW Technology Foundation.

AJ van Genderen, NP van der Meijs, E Schrik (2001), Modeling capacitive coupling effects via the substrate, In SAFE - ProRISC - SeSens proceedings: CD-ROM p.366-370, STW Technology Foundation.

AJ van Genderen, S de Graaf, NP van der Meijs (2001), SPACE application note 2001-1: modeling layout-dependent substrate doping variations, s.n..

AJ van Genderen, S de Graaf, NP van der Meijs (2001), SPACE layout-to-circuit extractor release notes version 4.10, s.n..

EF Matthijssen, AJ van Genderen, NP van der Meijs (2000), Description of the changes made to the space layout-to-circuit extractor for Hewlett Packard, s.n..

AJ van Genderen, LP Ligthart (2000), Het onderzoek van het IRCTR, Internationa Research Centre for Telecomminications-transmission and Radar, In Tijdschrift van het NERG Volume 65 p.106-118.

AJ van Genderen, S de Graaf, NP van der Meijs (2000), SPACE layout-to-circuit extractor release notes version 4.8, s.n..