AJ van Genderen, SD Cotofana, G de Graaf, A Kaichouhi, J Liedorp, R Nouta, MAP Pertijs, CJM Verhoeven (2004), A CMOS semi-custom chip for mixed signal designs, In Proceedings of Pro-RISC 2004 p.191-196, Technology Foundation STW.

FM De Paola, V Aliberti, B Rejaei Salmassi, N Rinaldi, JN Burghartz (2004), A scalable physical model for coplanar waveguide transition in flip-chip applications, In Proceedings 2004 24th International Conference on Microelectronics (MIEL 2004) p.345-348, IEEE Society.

FM De Paola, V d' Alessandro, F Tamigi, N Rinaldi (2004), Analytical thermal modeling of flip-chip mounted semiconductor optical amplifiers, In Proceedings, European Microelectronics and Packaging Symposium p.207-212, IMAPS CZ&SK.

P Celinski, D Abbott, SD Cotofana (2004), Delay evaluation of high speed data-path circuits based on threshold logic, E Macii, V Paliouras, O Koufopavlou (Eds.), In Integrated circuit and system design; Power and timing modeling, optimization and simulation p.899-906, Springer.

FM De Paola, LCN de Vreede, LK Nanver, N Rinaldi, JN Burghartz (2004), Design and characterization of a high-resistivity silicon traveling wave amplifier for 10 Gb/s optical communication systems, JD Cressler, J Papapolymerou (Eds.), In Digest of papers 2004 Topical meeting on silicon monolithic integrated circuits in RF systems p.69-72, IEEE Society.

P Celinski, S Al-Sarawi, D Abbott, SD Cotofana, S Vassiliadis (2004), Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/Threshold-logic approach, A Smailagic, M Bayoumi (Eds.), In Proceedings IEEE Computer Society annual symposium on VLSI; Emerging trends in VLSI systems design p.127-132, IEEE.

RN Aguilar Cardenas, MC Roelofsz, HMM Kerkvliet, RJ van de Ven, GCM Meijer (2004), Low-cost capacitive personnel detector, In Proceedings of the thirteenth international scientific and applied science conference electronics ET'2004 p.1-6, Technical University of Sofia.

P Celinski, SD Cotofana, D Abbott (2003), A-DELTA: a 64-bit high speed, compact, hybrid dynamic-CMOS/ threshold-logic adder, J Mira, JR Álvarez (Eds.), In Computational methods in neural modeling; seventh international work-conference on artificial and natural networks, IWANN 2003 p.73-80, Springer.

P Celinski, D Abbott, SD Cotofana (2003), Area efficient, High speed parallel counter circuits using charge recycling threshold logic, In ISCAS 2003; Proceedings of the 2003 IEEE international symposium on circuits and systems p.233-236, IEEE Society.

E Schrik, AJ van Genderen, NP van der Meijs (2003), Coherent interconnect/substrate modeling using SPACE - an experimental study, J Franca, P Freitas (Eds.), In ESSDERC 2003 33rd European solid-state device research conference p.585-588, IEEE Society.