GR Voicu, SD Cotofana (2013), Towards heterogenous 3D-stacked reliable computing with von Neumann multiplexing, s.n. (Eds.), In 9th ACM/IEEE International Symposium on Nanoscale Architectures) p.1-6.
K Chandrasekar, C Weis, B Akesson, N Wehn, KGW Goossens (2013), Towards variation-aware system-level power estimation of DRAMs: an empirical approach, s.n. (Eds.), In 50th Design Automation Conference p.1-8, Association for Computing Machinery (ACM).
M Enachescu, M Lefter, A Bazigos, A Ionescu, SD Cotofana (2013), Ultra low power NEMFET based logic, In IEEE International symposium on circuits and systems p.566-569.
M Taouil, S Hamdioui, EJ Marinissen, S Bhawmik (2013), Using 3D-COSTAR for 2.5D test cost optimization, s.n. (Eds.), In IEEE International 3D Systems Integration Conference p.1-8.
MSK Seyab, S Hamdioui (2013), Variability and reliability analyses in SRAM decoder, s.n. (Eds.), In 4th Workshop on design for reliability p.1-8.
L Petrica, V Codreanu, SD Cotofana (2013), VASILE: a reconfigurable vector architecture for instruction level frequency scaling, s.n. (Eds.), In 12th IEEE low voltage low power conference p.1-4.
KGW Goossens, AP Pereira de Azevedo Filho, K Chandrasekar, D Mirzoyan, AM Molnos, A Beyranvand Nejad, AT Nelson (2013), Virtual execution platforms for mixed-time-criticality systems: The CompSOC architecture and design flow, In SIGBED Review Volume 10 p.23-34.
M Taouil, S Hamdioui, EJ Marinissen, S Bhawmik (2012), 3D-COSTAR: a cost model for 3D stacked ICs, Y Zorian, E Marijnissen, S Hamdioui (Eds.), In Proceedings Third IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits p.1-6.
GR Voicu, M Enachescu, SD Cotofana (2012), A 3D stacked high performance scalable architecture for 3D fourier transform, s.n. (Eds.), In 30th IEEE international conference on computer design p.1-2.
PC Santos, GL Nazar, F Anjam, JSSM Wong (2012), Adapting communication for adaptable processors: a multi-axis reconfiguration approach, s.n. (Eds.), In International conference on ReConFigurable computing and FPGAs p.1-6.