S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parallel processor and system with mechanism for branching in the middle of a compound instruction.

S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parrellel processor and system with mechanism for branching in the middle of a compound instruction.

S Vassiliadis, B Blaner, TL Jeremiah (2000), System for preparing instructions for instruction parrellel processor and system with mechanism for branching in the middle of a compound instruction.

S Hamdioui, AJ van de Goor Ph D (2000), Testing address decoder faults in two-port memories: fault models, test, consequences of port restrictions, and test strategy, In Journal of Electronic Testing: theory and applications Volume 16 p.487-498.

MJ Geuzebroek, JT van Linden, AJ van de Goor Ph D (2000), Test point insertion for compact test sets, In International tests conference 2000: proceedings p.292-301.

AD Pimentel, P van der Wolf, EFA Deprettere, LO Hertzberger, JTJ van Eijndhoven, S Vassiliadis (2000), The Artemis architecture workbench, JP Veen (Eds.), In Proceedings p.53-62.

AGM Cilio, H Corporaal (2000), The impact of code positioning on ILP scheduling, van LJ Vliet (Eds.), In ASCI 2000 proceedings p.37-44.

JP Lang, EA Varvarigos, DJ Blumenthal (2000), The lambda-Scheduler: a multiwavelength scheduling switch, B Hajek, RS Sreenivas (Eds.), In Proceedings thirty-seventh annual Allerton conference on communication, control and computing p.689-698.

GG Pechanek, S Vassiliadis (2000), The ManArray embedded processor architecture, F Vajda (Eds.), In Proceedings, vol. 1 p.348-355.

CH Yeh, EA Varvarigos (2000), The scalable networking scheme for high-speed networks, In ICC 2000 conference record: global convergence through communications p.1335-1342.