C Galuzzi, K Bertels, S Vassiliadis (2004), Graph theory and application specific processors, In Proceedings of Pro-RISC 2004 p.23-29, Technology Foundation STW.

P de Langen, BHH Juurlink, S Vassiliadis (2004), HandBench: a benchmarking suite for processors embedded in handheld devices, In Proceedings of Pro-RISC 2004 p.57-62, Technology Foundation STW.

L Huang, D Crisu, SD Cotofana (2004), Heuristic algorithms for primitive traversal acceleration in tile-based rasterization, In Proceedings of Pro-RISC 2004 p.408-414, Technology Foundation STW.

T Niculiu, SD Cotofana (2004), Hierarchical intelligent simulation, I Smit, W Wallach, GE Lasker (Eds.), In Cognitive, emotive and ethical aspects of decision making in humans and in artificial intelligence p.45-50, Int'l Inst. for Adv. Studies in Systems Res. and Cybernetics.

T Niculiu, M Ciuc, SD Cotofana (2004), Hierarchical models for intelligent reconfigurable simulation, In Proceedings of the Fifteenth IASTED International Conference on Modelling and Simulation p.350-355, ACTA Press.

T Niculiu, SD Cotofana (2004), Hierarchical templates for simulated intelligence, In EUROSIM- Simulation News Europe Volume 38/39 p.16-22.

T Niculiu, C Aktouf, SD Cotofana (2004), Hierarchical testability assisted intelligent simulation, In International Journal of Modelling & Simulation Volume 24 p.26-36.

D Crisu, SD Cotofana, S Vassiliadis, P Liuha (2004), High-level energy estimation for ARM-based SOCs, AD Pimentel, S Vassiliadis (Eds.), In Computer systems: architectures, modeling, and simulation p.168-177, Springer.

JY Hur, JSSM Wong, SD Cotofana (2004), Implementation of a dual analog decoder, In Proceedings of Pro-RISC 2004 p.1-8, Technology Foundation STW.

Z Al-Ars, M Herzog, I Schanstra, AJ van de Goor (2004), Influence of bit line twisting on the faulty behavior or DRAMs, FM Titsworth (Eds.), In Records of the 2004 International workshop on Memory Technology, Design and Testing MTDT 2004 p.32-37, IEEE.