S Wong, F Anjam (2009), The Delft reconfigurable VLIW processor, N Balakrishnan (Eds.), In 17th IEEE International Conference on Advanced Computing and Communications p.244-251, IEEE.

K Bertels, M Beemster, VM Sima, E Panainte, M Schoorel (2009), The Molen organisation and programming paradigm, N Voros, A Rosti, M Hubner (Eds.), In Dynamic system reconfiguration in heterogeneous platforms- the Morpheus approach p.119-128, Springer.

K Bok van der, M Taouil, P Afratis, I Sourdis (2009), The TU Delft sudoku solver on FPGA, N Bergmann, O Diessel, L Shannon (Eds.), In 2009 intl. conf. on field-programmable technology p.526-529, IEEE.

M Sabeghi, K Bertels (2009), Towards a runtime system for reconfigurable computers: a virtualization approach, s.n. (Eds.), In Proceedings design, automation and test in Europa p.1576-1579, IEEE.

NZB Haron, S Hamdioui (2009), Using RRNS codes for cluster faults tolerance in hybrid memories, D Gizopoulos, M Tehranipoor, S Tragoudas (Eds.), In 2009 IEEE international symposium on defect and fault tolerance in VLSI systems p.85-93, IEEE.

D Theodoropoulos, CB Ciobanu, GK Kuzmanov (2009), Wave field synthesis for 3D audio: architectural prospectives, n.s. (Eds.), In 2009 ACM international conference on computing frontiers & workshops p.127-136, Association for Computing Machinery (ACM).

Kee Sup Kim, Peter Michael Seidel, Georgi Gaydadjiev, Sofiene Tahar (2009), Welcome to ICCD 2009!, Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors.

IS Irobi, Z Al-Ars (2009), Worst-case bit line coupling backgrounds for open defects in SRAM cells, s.n. (Eds.), In 20th annual workshop on circuits, systems and signal processing p.25-30, STW.

K Sigdel, M Thompson, C Galuzzi, AD Pimentel, K Bertels (2009), rSesame - a generic system-level runtime simulation framework for reconfigurable architectures, N Bergmann, O Diessel, L Shannon (Eds.), In 2009 intl. conf. on field-programmable technology p.460-464, IEEE.

F Campos Soares Borrego (2008), A cache-based hardware accelerator for memory data movements, PhD Thesis Delft University of Technology.