SD Cotofana, CR Lageweg, S Vassiliadis (2003), On computing addition related arithmetic operations via controlled transport of charge, J Bajard, M Schulte (Eds.), In ARITH-16 2003; 16th IEEE symposium on computer arithmetic p.245-252, IEEE Society.

GL Reijns, AJC van Gemund, H Gautama (2003), On the use of Pierson distributions for the performance prediction of parallel programs, G Kotsis (Eds.), In Performance evaluation - stories and perspectives p.365-379, Österreichische Computer Gesellschaft.

BHH Juurlink, P Kolman, F Meyer Auf Der Heide, I Rieping (2003), Optimal broadcast on parallel locality models, In Journal of Discrete Algorithms (Amsterdam) Volume 1 p.151-166.

Z Al-Ars, AJ van de Goor, J Braun, D Richter (2003), Optimizing stresses for testing DRAM cell defects using electrical simulations, N Wehn, D Verkest (Eds.), In DATE '03; design, automation and test in Europe p.484-489, IEEE Society.

S Vassiliadis, N Dimopoulos, JF Collard, A Bode (2003), Parallel computer architecture and instruction-level parallelism, In Lecture Notes in Computer Science p.541-542.

S Vassiliadis, JSSM Wong, GN Gaydadjiev, KLM Bertels (2003), Polymorphic processors: how to expose arbitrary hardware functionality to programmers, s.n. (Eds.), In The IEE FPGA developers' forum p.1-6, IEE.

ER Altman, CJ Glossner, E Hokenek, D Meltzer, M Moudgill (2003), Power control of a processor using hardware structures controlled by a compiler with an accumulated instruction profile.

E Panainte, KLM Bertels, S Vassiliadis (2003), PowerPC compiler backend for the molen programming paradigm, s.n. (Eds.), In Proceedings of ProRISC 2003 p.121-126, STW.

S Jinturkar, CJ Glossner, M Moudgill (2003), Programming the sandbridge multithraeded processor, s.n. (Eds.), In ISPC conference proceedings; international signal processing conference p.1-6, X-CD Business Technologies.

MY Wu, JSSM Wong, S Vassiliadis (2003), Real-time network processing: an investigation, s.n. (Eds.), In Proceedings of ProRISC 2003 p.589-594, STW.