AJ van de Goor, IBS Tlili (2003), A systematic method for modifying march tests for bit-oriented memories into tests for word-oriented memories, In IEEE Transactions on Computers Volume 52 p.1320-1330.

P Celinski, SD Cotofana, D Abbott (2003), A-DELTA: a 64-bit high speed, compact, hybrid dynamic-CMOS/ threshold-logic adder, J Mira, JR Álvarez (Eds.), In Computational methods in neural modeling; seventh international work-conference on artificial and natural networks, IWANN 2003 p.73-80, Springer.

N Manolov, A Gamil, JSSM Wong (2003), An investigation into multicasting, s.n. (Eds.), In Proceedings of ProRISC 2003 p.523-528, STW.

Z Al-Ars, AJ van de Goor (2003), Analyzing the impact of process variations on DRAM testing using border resistance traces, s.n. (Eds.), In ATS 2003; proceedings of the twelfth Asian test symposium p.24-27, IEEE Society.

GK Kuzmanov, S Vassiliadis (2003), Arbitrating instructions in an ¿¿-coded CCM, PYK Cheung, GA Constantinides, JT de Sousa (Eds.), In Field-programmable logic and applications; 13th international conference, FPL 2003 p.81-90, Springer.

P Celinski, D Abbott, SD Cotofana (2003), Area efficient, High speed parallel counter circuits using charge recycling threshold logic, In ISCAS 2003; Proceedings of the 2003 IEEE international symposium on circuits and systems p.233-236, IEEE Society.

CR Lageweg, SD Cotofana, S Vassiliadis (2003), Building blocks for electron counting arithmetic, s.n. (Eds.), In Proceedings of ProRISC 2003 p.222-228, STW.

MD Padure, SD Cotofana, S Vassiliadis (2003), CMOS implementation of generalized threshold functions, J Mira, JR Álvarez (Eds.), In Computatational methods in neural modeling: seventh international work-conference on artificial and natural neural networks, IWANN 2003 p.65-72, Springer.

M Sima, S Vassiliadis, SD Cotofana, JTJ van Eijndhoven (2003), Color space conversion for MPEG decoding on FPGA-augmented trimedia processor, E Deprettere, S Bhattacharyya, J Cavallaro, A Darte, L Thiele (Eds.), In ASAP 2003; Proceedings 2003, the IEEE international conference on application-specific systems, archtectures and processors p.250-259, IEEE Society.

MJ Schulte, L Marquette, S Krithivasan, EG Walters, CJ Glossner (2003), Combined multiplication and sum-of-squares units, E Deprettere, S Bhattacharyya, J Cavallaro, A Darte, L Thiele (Eds.), In ASAP 2003; Proceedings 2003, the IEEE international conference on application-specific systems, archtectures and processors p.204-215, IEEE Society.