D Crisu, S Vassiliadis, SD Cotofana, P Liuha (2004), 3D graphics tile-based systolic scan-conversion, MB Matthews (Eds.), In Signals, Systems and Computers, 2004. Conference Record of the Thirty-Eighth Asilomar Conference on p.517-521, IEEE.

X Li, JTJ van Eijndhoven, BHH Juurlink (2004), 3D-TV rendering on a multiprocessor system on a chip, In Proceedings of Pro-RISC 2004 p.271-282, Technology Foundation STW.

AJ van Genderen, SD Cotofana, G de Graaf, A Kaichouhi, J Liedorp, R Nouta, MAP Pertijs, CJM Verhoeven (2004), A CMOS semi-custom chip for mixed signal designs, In Proceedings of Pro-RISC 2004 p.191-196, Technology Foundation STW.

A Shahbahrami, BHH Juurlink, S Vassiliadis (2004), A comparison between processor architectures for multimedia applications, In Proceedings of Pro-RISC 2004 p.1-15, Technology Foundation STW.

MJ Schulte, K Chirca, CJ Glossner, H Wang, S Mamidi, P Balzola, S Vassiliadis (2004), A low-power carry skip adder with fast saturation, B Werner (Eds.), In 15th IEEE International conference on application-specific systems, architectures, and processors - ASAP 2004 p.269-279, IEEE.

M Schulte, CJ Glossner, S Mamidi, M Moudgill, S Vassiliadis (2004), A low-power multithreaded processor for baseband communication systems, AD Pimentel, S Vassiliadis (Eds.), In Computer systems: architectures, modeling, and simulation p.393-402, Springer.

K Chirca, M Schulte, CJ Glossner, H. Wang, S Mamidi, P Balzola, S Vassiliadis (2004), A static low-power, high-peformance 32-bit carry skip adder, H Selvaraj (Eds.), In Architectures, methods and tools p.615-619, IEEE.

PT Groen, P Hämäläinen, BHH Juurlink, T Hämäläinen (2004), Accelerating the secure remote password protocol using reconfigurable hardware, In 2004 Computing Frontier Conference p.471-480, Association for Computing Machinery (ACM).

AJ van de Goor (2004), An industrial evaluation of DRAM tests, In IEEE Design & Test of Computers Volume 21 p.430-440.

C Hu, SD Cotofana, J Jiang, Q Cai (2004), Analog-to-digital converter based on single-electron tunneling transistors, In IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 12 p.1209-1213.